Browsing:

Month: September 2017

2017-09-30

How do I put this. Version 1 of the board is done. The pictures below is the first board assembled on the final revision of the PCB. It says revision C, but it’s really revision D. The only difference between C and D is that I made the holes slightly bigger for the drive FETs in the output over-current protection circuits. This batch I had manufactured by Elecrow (https://www.elecrow.com/). I’m fairly satisfied with the results. Read more…


2017-09-17

So I am going to go ahead and open with this. Those are the stats for the ‘LOGIC_CORE’ piece of the software stack. For those not fluent in gibberish, what this shows that after an hour of something like half-dozen threads grinding away at the IO board communicating with an “end user” process no memory errors have been encountered. No out of bounds writes, nothing was lost after allocation, etc. What this means is that Read more…


2017-09-09

It appears that I am incapable of taking a decent picture. I guess I am not perfect after all. All of the pictures below were taken at the same time. Well OK technically not at the same time; they were taken in a serial fashion. They were taken during the same picture taking session. Why some of them look like a teenage girl applied some sort of social media photo filter on them is beyond Read more…


2017-09-02

Note: Last time I did web development was in 2010 or thereabouts. At the time I was up to my ass in JSP, servlets, beans, rice, J2EE, jQuery, etc. So I’ve been out of the game for a bit. I certainly hope that I’m missing something. Some sort of piece of underlying logic that ties all of the nonsense together and converts it from “uhmmm this is kind of bulshit” to “oh ok that makes Read more…